## Attributes

inputs: tri outputs: e\_left\_nodes: e\_right\_nodes: e\_top\_nodes: e\_bottom\_nodes: b\_left\_nodes: b\_right\_nodes: A B C b\_top\_nodes: b\_bottom\_nodes: parameters: a\_sin: 1 delt\_min: 0.1u delt\_nrml: 1u f\_ac: 50 flag\_quad: 0

## Description

s\_gate\_pulses\_MLI\_3ph\_1 is an exitension of s\_gate\_pulses\_MLI\_1ph\_1 for generating gate pulses for three-phase multi-level inverter circuits. Its input tri should be connected to a triangular waveform source. The input is compared with sinusoids with different phase angles, as shown in the figure. The parameters a\_sin and f\_ac specify the amplitude and frequency of the sinusoids. The parameters delt\_min, delt\_nrml are used for controlling the simulator time steps (see documentation for cmpr\_2\_2).

The gate pulse signals at the output are made available as three bus ports A, B, C.




Figure 1: Schematic diagram of s\_gate\_pulses\_MLI\_3ph\_1.